Synthesis and Implementation of Pipeline Circuits on Partially Recon gurable FPGAs
نویسندگان
چکیده
Extended Abstract 1 Introduction
منابع مشابه
Communication Synthesis for Recon gurable Embedded Systems
In this paper we present a methodology and a design tool for communication synthesis in recon gurable embedded systems Using our design tool the designer can focus on the functional behavior of the design and on the evaluation of di erent mappings All the low level details of the recon gurable resource e g a multi FPGA architecture are hidden After the application s tasks have been bound to FPG...
متن کاملManaging Pipeline-Recon gurable FPGAs
While recon gurable computing promises to deliver incomparable performance, it is still a marginal technology due to the high cost of developing and upgrading applications. Hardware virtualization can be used to signi cantly reduce both these costs. In this paper we describe the bene ts of hardware virtualization, and show how it can be acheived using a combination of pipeline recon guration an...
متن کاملCryptobooster: a Reconngurable and Modular Cryptographic Coprocessor
The CryptoBooster is a modular and recon gurable cryptographic coprocessor that takes full advantage of current high-performance recon gurable circuits (FPGAs) and their partial recon gurability. The CryptoBooster works as a coprocessor with a host system in order to accelerate cryptographic operations. A series of cryptographic modules for di erent encryption algorithms are planned. The rst mo...
متن کاملPebble: A Language For Parametrised and Recon gurable Hardware Design
Pebble is a simple language designed to improve the productivity and e ectiveness of hardware design. It improves productivity by adopting reusable word-level and bit-level descriptions which can be customised by di erent parameter values, such as design size and the number of pipeline stages. Such descriptions can be compiled without attening into various VHDL dialects. Pebble improves design ...
متن کاملCircuit Partitioning for Dynamically Recon gurable FPGAs
Dynamically recon gurable FPGAs have the potential to dramatically improve logic density by time-sharing a physical FPGA device. This paper presents a networkow based partitioning algorithm for dynamically recon gurable FPGAs based on the architecture in [2]. Experiments show that our approach outperforms the enhanced force-directed scheduling method in [2] in terms of communication cost.
متن کامل